

6

5

4

3

2

1

D

D

C


C

B

B

A

A



Name: AXIS SINGLE PORT PLATFORM E2	Spec: 21023	Rev: R4
CIRCUIT DIAGRAM AXIS COMMUNICATIONS AB, SWEDEN	Date: Jan 20, 2004	Des: MAS/TI
	Sheet 1 of 8	Appr:

6 5 4 3 2 1

D

C

B



A

D

C

B

A



Name: AXIS SINGLE PORT PLATFORM E2	Spec: 21023	Rev: R4
CIRCUIT DIAGRAM	Date: Jan 20, 2004	Des: MAS/TI
AXIS COMMUNICATIONS AB, SWEDEN	Sheet 2 of 8	Appr:

6

5

4

3

2


1

D

C

B

A



General design remarks

1. The PCB shall be 1.6mm thick and have max. 6 layers
2. The USB D+ and D- shall be routed with short and equal trace lengths
3. Route TD+/- and RD+/- with short and equal lengths traces. 50 Ohm impedance is recommended and shall be routed close to ground.
4. Add solder holes to CGND near the Centronics connector.

D

C

B

A

PCB layout priorities.

1. CLK signals net SDRAM_CLK, CLK_25_MHZ, MII_TX_CLK, MII_RX_CLK and CLK_IN shall be routed in between the GND and Vcc layer. Termination resistor shall be closed to the source. The RC filter shall be close to the load. Signals in the other inner layer shall cross the CLK signals with 90 degrees.
2. No signal traces in near of the button S2.
3. GND vias shall be placed on the edge of the GND plane.
4. Parallell port signals shall be routed in the inner layer and shall not cross the adress and data bus.
5. Place GND under the holes on X1.
6. No spokes around the component pads.

Name: AXIS SINGLE PORT PLATFORM E2	Spec: 21023	Rev: R4
CIRCUIT DIAGRAM AXIS COMMUNICATIONS AB, SWEDEN	Date: Jan 20, 2004	Des: MAS/TI
	Sheet 7 of 8	Appr: